FINISAR[®]

Product Specification

400GBASE-LR8 QSFP-DD Optical Transceiver Module FTCD1323E1PCL

PRODUCT FEATURES

- Hot-pluggable QSFP-DD Type 2 form factor
- Supports 425Gb/s aggregate bit rate
- Power dissipation < 13W
- RoHS-6 compliant
- Case temperature range of 0°C to +70°C
- Single 3.3V power supply
- Maximum link length of 10km on Single Mode Fiber (SMF)
- Aligned with IEEE 802.3bs
- 8x50G PAM4 DFB-based LAN-WDM transmitter
- 8x50G PAM4 retimed 400GAUI-8 electrical interface
- Duplex LC receptacles
- CMIS 3.0 Compliant
- I2C management interface

Finisar's FTCD1323E1PCL LR8 QSFP-DD transceiver modules are designed for use in 400 Gigabit Ethernet links on up to 10km of single mode fiber. They are compliant with the QSFP-DD MSA¹, QSFP28 MSA², IEEE P802.3bs and portions of IEEE P802.3bm. Digital diagnostic functions are available via the I2C interface, as specified by the MSA and Finisar Application Note AN-20xx⁵. The transceiver is RoHS-6 compliant per Directive 2011/65/EU4 and Finisar Application Note AN-2038⁴.

PRODUCT SELECTION


FTCD1323E1PCL

- E: Ethernet protocol
- P: Pull-tab type release
- C: Commercial temperature range
- L: LC receptacles




APPLICATIONS

• 400G LR8 applications with FEC



Bottom side viewed from bottom



Top side viewed from top



Pad	Logic	Symbol	Description	Plug Sequence ⁴	Notes
1		GND	Ground	18	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B	
4		GND	Ground	1B	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B	-
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B	
7	CHID-1	GND	Ground	18	1
8	LVTTL-I	ModSelL	Module Select	3B	1
9	LVTTL-I	ResetL	Module Reset	3B	
10		VecRx	+3.3V Power Supply Receiver	2B	2
11	LVCMOS- I/O	SCL	2-wire serial interface clock	3B	
12	LVCMOS- I/O	SDA	2-wire serial interface data	3B	
13		GND	Ground	1B	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	3B	
15	CML-0	Rx3n	Receiver Inverted Data Output	3B	
16		GND	Ground	18	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	3B	-
		-	-	3B 3B	
18	CML-0	Rx1n	Receiver Inverted Data Output		1
19		GND	Ground	18	1
20		GND	Ground	1B	1
21	CML-O	Rx2n	Receiver Inverted Data Output	3B	
22	CML-0	Rx2p	Receiver Non-Inverted Data Output	3B	
23		GND	Ground	1B	1
24	CML-O	Rx4n	Receiver Inverted Data Output	3B	
25	CML-O	Rx4p Receiver Non-Inverted Data Output		3B	
26		GND			1
27	LVTTL-O	ModPrsL	Module Present	3B	
28	LVTTL-O	IntL	Interrupt	3B	
29	20112 0	VccTx	+3.3V Power supply transmitter	2B	2
30		Veel	+3.3V Power supply transmitter +3.3V Power supply	2B 2B	2
				3B	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	35	
32		GND	Ground	1B	1
33	CML-I	ТхЗр	Transmitter Non-Inverted Data Input	3B	
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B	
35		GND	Ground	18	1
	CML-I			3B	-
36	CML-I CML-I	Txlp	Transmitter Non-Inverted Data Input	3B 3B	
37	CHL-1	Txln	Transmitter Inverted Data Input		
38		GND	Ground	1B	1
39		GND	Ground	1A	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A	
41	CML-I	Тхбр	Transmitter Non-Inverted Data Input	3A	
42		GND	Ground	1A	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A	-
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A 3A	<u> </u>
44	orm-1	GND	Ground	3A 1A	1
					1
46		Reserved	For future use	3A	3
47		VS1	Module Vendor Specific 1	3A	3
48		VccRx1	3.3V Power Supply	2A	2
49		VS2	Module Vendor Specific 2	3A	3
50		VS3	Module Vendor Specific 3	3A	3
51		GND	Ground	1A	1
	CML-O	Rx7p	Receiver Non-Inverted Data Output	3A	
52		-			
	CML-0	Bx7n	Receiver Inverted Data Output	3.8	1
52 53 54	CML-0	Rx7n GND	Receiver Inverted Data Output Ground	3A 1A	1

Figure 1 – QSFP-DD -compliant 76-pin connector (per QSFP-DD MSA)

56	CML-0	Rx5n	Descionen Tennend Data Outerna	3A	I I		
57	CHL-0	GND	Receiver Inverted Data Output Ground	3A 1A	1		
				1A	1		
58	CML-0	GND	Ground		1		
59		Rx6n	Receiver Inverted Data Output	3A			
60	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A			
61		GND	round 1A 1				
62	CML-O	Rx8n	Receiver Inverted Data Output	3A			
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	3A			
64		GND	Ground	1A	1		
65		NC	No Connect	3A	3		
66		Reserved	For future use	3A	3		
67		VccTxl	3.3V Power Supply	2A	2		
68		Vcc2	3.3V Power Supply	2A	2		
69		Reserved	For Future Use	3A	3		
70		GND	Ground 1A 1				
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A			
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A			
73		GND	Ground	1A	1		
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input 3A				
75	CML-I	Tx5n	Transmitter Inverted Data Input				
76		GND Ground 1A 1					
Note	1: QSFP-	DD uses co	mmon ground (GND) for all signals and supply	y (power).	All are		
com	on within	the QSFP-	DD module and all module voltages are refe	renced to t	his		
pote	ential unl	ess otherw	ise noted. Connect these directly to the h	ost board s	signal-		
comm	on ground	plane.					
Note	2: VeeRx	, VeeRx1,	Vccl, Vcc2, VccTx and VccTxl shall be appl:	ied concurn	cently.		
Requ	irements	defined fo	or the host side of the Host Card Edge Conn	ector are l	isted		
in 1	able 4.	VecRx, Vec	Rx1, Vcc1, Vcc2, VccTx and VccTx1 may be in	nternally			
conr	ected wit	hin the mo	dule in any combination. The connector Vcc	pins are e	each		
rate	d for a m	aximum cur	rent of 1000 mA.				
Note	9 3: All V	Vendor Spec	ific, Reserved and No Connect pins may be :	terminated	with 50		
ohms	to groun	d on the h	ost. Pad 65 (No Connect) shall be left un	connected v	vithin		
the	module.	Vendor spe	cific and Reserved pads shall have an impe	dance to GN	ND that		
is g	reater th	an 10 kOhm	is and less than 100 pF.				
Note	4: Plug	Sequence s	pecifies the mating sequence of the host c	onnector ar	nd		
modu	le. The s	equence is	1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for	pad locati	lons)		
module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads.							
Cont							
Cont			. make, then break contact with additional (en occur simultaneously, followed by 2A, 23				

II. Absolute Maximum Ratings

Module performance is not guaranteed beyond the operating range (see Section VI). Exceeding the limits below may damage the transceiver module permanently.

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Maximum Supply Voltage	Vcc	-0.5		4.0	V	
Storage Temperature	Ts	-40		+85	°C	
Case Operating Temperature	T _{OP}	0		+70	°C	
Relative Humidity	RH	15		85	%	1
Receiver Damage Threshold, per Lane	P _{Rdmg}	6.3			dBm	

Notes:

1. Non-condensing.

III. Electrical Characteristics (EOL, T_{OP} = 0 to +70 °C, V_{CC} = 3.135 to 3.465 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Supply Voltage	Vcc	3.135	3.3	3.465	V	
Supply Current	Icc			3.83	А	
Module total power	Р			13	W	1
Transmitter						
Signaling rate per lane		26.5	625±100 p	pm.	Gbd	
Differential pk-pk input voltage	Vin,pp,diff	900			mV	2
tolerance	v m,pp,am				111 V	2
Differential input return loss			quation (83) EEE802.3br		dB	
Differential to common mode input			quation (83		dB	
return loss		II	EEE802.3br		uD	
Differential termination mismatch				10	%	
Module stress input test			er 120E.3.4. EEE802.3b			3
Single-ended voltage tolerance range		-0.4		3.3	V	
DC common mode voltage		-350		2850	mV	4
Receiver						
Signaling rate per lane		26.5	625±100 p	pm.	Gbd	
AC common-mode output voltage				17.5	mV	
(RMS)				17.5	Шv	
Differential output voltage				900	mV	
Near-end ESMW (Eye symmetry mask width)		0.265			UI	
Near-end Eye height, differential (min)		70			mV	
Far-end ESMW (Eye symmetry mask width)		0.2			UI	
Far-end Eye height, differential (min)		30			mV	
Far-end pre-cursor ISI ratio		-4.5		2.5	dB	
Differential output return loss			equation 83 EEE802.3br			
Common to differential mode		Per	equation 83	E-3		
conversion return loss		II	EEE802.3br	n		
Differential termination mismatch				10	%	
Transition time (min, 20% to 80%)		9.5			ps	
DC common mode voltage (min)		-350		2850	mV	4

Notes:

1. Maximum total power value is specified across the full temperature and voltage range.

2. With the exception to 120E.3.1.2 that the pattern is PRBS31Q or scrambled idle.

3. Meets specified BER

4. DC common mode voltage generated by the host. Specification includes effects of ground offset voltage.

FINISAR

IV. Optical Characteristics (EOL, $T_{OP} = 0$ to +70 °C, $V_{CC} = 3.135$ to 3.465 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Transmitter						
Signaling rate (each lane (range)		26	5.5625 ± 100	ppm	GBd	
Modulation format			PAM4			
Lane wavelengths (range)		12 12 12 12 12 12 12	272.55 to 127 276.89 to 127 281.25 to 128 285.65 to 128 294.53 to 129 299.02 to 130 303.54 to 130 308.09 to 131	(8.89) (3.27) (7.68) (6.59) (1.09) (5.63)	nm	
Side-mode suppression ratio (SMSR)		30	00.09 10 131	0.19	dB	
Total average launch power		20		13.2	dBm	
Average launch power, each lane				5.3	dBm	1
Average launch power, each lane		-2.8			dBm	2
Outer Optical Modulation Amplitude (OMAouter), each lane		0.2		5.7	dBm	3
Difference in launch power between any two lanes (OMAouter)				4	dB	
Launch power in OMAouter minus TDECQ, each lane		-1.1			dBm	
Transmitter and dispersion eye closure for PAM4 (TDECQ), each lane				3.3	dB	
Average launch power of OFF transmitter, each lane				-30	dBm	
Extinction ratio		3.5			dB	
RIN _{15.1} OMA				-132	dB/Hz	
Optical return loss tolerance				15.1	dB	
Transmitter reflectance				-26	dB	4

Meets 400GBASE-LR8 as being defined by IEEE P802.3bs

Notes:

1. As the total average launch power limit has to be met, not all of the lanes can operate at the maximum average launch power, each lane.

- 2. Average launch power, each lane (min) is informative and not the principal indicator of signal strength. A transmitter with launch power below this value cannot be compliant; however, a value above this does not ensure compliance.
- 3. Even if the TDECQ < 1 dB, the OMAouter (min) must exceed this value

4. Transmitter reflectance is defined looking into the transmitter

FINISAR

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Receiver	-					
Signaling rate (each lane (range)		26	6.5625 ± 100	GBd		
Modulation format			PAM4			
		12	272.55 to 127	4.54	nm	
		12	276.89 to 127			
		12	281.25 to 128	33.27		
		12	285.65 to 128	37.68		
Lane wavelengths (range)		12	294.53 to 129	6.59		
		12	299.02 to 130	01.09		
		13	303.54 to 130)5.63		
		1308.09 to 1310.19				
Damage threshold, each lane		6.3		dBm	1	
Average receive power, each lane				5.3	dBm	
Average receive power, each lane		-9.1			dBm	2
Receive power (OMAouter), each lane				5.7	dBm	
Difference in receive power between				4.5	dBm	
any two lanes (OMAouter)				ч.5		
Receiver reflectance				-26	dB	
Receiver sensitivity (OMAouter),				-7.1	dBm	3
each lane				/.1		
Stressed receiver sensitivity				-4.7	dBm	4
(OMAouter), each lane				1.7		
Conditions of stressed receiver sensitivit	y test:	1			1	1
Stressed eye closure for PAM4		3.3			dB	5
(SECQ), lane under test			5.5			_
OMAouter of each aggressor		-0.2			dBm	
lane Notes:						

Notes:

- 1. The receiver shall be able to tolerate, without damage, continuous exposure to an optical input signal having this average power level.
- 2. Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
- 3. Receiver sensitivity (OMAouter), each lane (max) is informative.
- 4. Measured with conformance test signal at TP3 (see 122.8.9) for the BER specified in 122.1.1.
- 5. These test conditions are for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

V. General Specifications

Parameter	Symbol	Min	Тур	Max	Units	Ref.
Bit Rate (all wavelengths combined) BR			425	Gb/s	1
Bit Error Ratio	BER			2.4x10 ⁻⁴		2
Maximum Supported Distances						
Fiber Type						
SMF per G.652	Lmax1			10	km	

Notes:

1. Supports 400GBASE-LR8 per IEEE P802.3bs.

2. As defined by IEEE P802.3bs.

VI. Environmental Specifications

Finisar FTCD1323E1PCL LR8 QSFP-DD transceivers have an operating case temperature range of 0° C to $+70^{\circ}$ C.

Parameter	Symbol	Min	Тур	Max	Units	Ref.
Case Operating Temperature	T _{op}	0		+70	°C	
Storage Temperature	T _{sto}	-40		+85	°C	

VII. Regulatory Compliance

Finisar FTCD1323E1PCL LR8 QSFP-DD transceivers are Class 1 Laser Products. They are certified per the following standards:

Feature	Agency	Standard
Laser Eye Safety	FDA/CDRH	CDRH 21 CFR 1040 and Laser Notice 50
Laser Eye Safety	TÜV	EN 60825-1: 2014 EN 60825-2: 2004+A1+A2
Electrical Safety	TÜV	EN 62368-1:2014
Electrical Safety	UL/CSA	CAN/CSA-C22.2 No. 62368-1-2014 UL 62368-1:2014

Copies of the referenced certificates are available at Finisar Corporation upon request.

IEC 0373/14 Thermal Warning Label:




Figure 1. IEC 0373/14 Thermal Warning Label

III. Digital Diagnostics Functions

FTCD1323E1PCL LR8 QSFP-DD transceivers support the I2C-based diagnostics interface specified by the SFF Commitee¹. See also Finisar Application Note AN-20xx (TBD).

IX. Memory Contents

Per QSFP-DD MSA Specification¹. See Finisar Application Note AN-20xx (TBD).

XI. Mechanical Specifications

Finisar FTCD1323E1PCL LR8 QSFP-DD transceivers are compatible with the QSFP-DD Type 2 Specification for pluggable form factor modules.




Figure 2. FTCD1323E1PCL Mechanical Dimensions.



Figure 3. Product Label

XII. References

- 1. QSFP-DD Specification for QSFP Double Density 8X Pluggable Transceiver
- 2. SFF-8665: "QSFP+ 28Gb/s 4X Pluggable Transceiver Solution (QSFP28)", Rev 1.9, June 29, 2015 and associated SFF documents referenced therein:
 - i. SFF-8661
 - ii. SFF-8679
 - iii. SFF-8636
 - iv. SFF-8662
 - v. SFF-8663
 - vi. SFF-8672
 - vii. SFF-8683
- 3. Directive 2011/65/EU of the European Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment," July 1, 2011.
- 4. "Application Note AN-2038: Finisar Implementation Of RoHS Compliant Transceivers", Finisar Corporation, January 21, 2005.
- 5. Application Note AN-2153, Initialization, Finisar Corporation.
- 6. Application Note AN-2154, EEPROM Map, Finisar Corporation.

For More Information:

Finisar Corporation 1389 Moffett Park Drive Sunnyvale, CA 94089-1133 Tel. 1-408-548-1000 Fax 1-408-541-6138 <u>sales@finisar.com</u> <u>www.finisar.com</u>